

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/772,750	02/04/2004	Koichi Yamada	42P18129	5683
59796 7590 03/19/2007 INTEL CORPORATION		EXAMINER		
c/o INTELLEVATE, LLC			LAI, VINCENT	
P.O. BOX 520: MINNEAPOLI	- -	•	ART UNIT	PAPER NUMBER
	,		2181	
<u></u>				
SHORTENED STATUTORY PERIOD OF RESPONSE		.MAIL DATE	DELIVERY MODE .	
3 MONTHS		03/19/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)		
		10/772,750	YAMADA ET AL.		
	Office Action Summary	Examiner	Art Unit		
		Vincent Lai	2181		
Ti Period for R	he MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address		
A SHOR' WHICHE - Extension after SIX (- If NO perior - Failure to Any reply	TENED STATUTORY PERIOD FOR REPLY VER IS LONGER, FROM THE MAILING DAS of time may be available under the provisions of 37 CFR 1.13 (6) MONTHS from the mailing date of this communication. od for reply is specified above, the maximum statutory period we reply within the set or extended period for reply will, by statute, received by the Office later than three months after the mailing tent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be time rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status	•				
1)⊠ Re	sponsive to communication(s) filed on <u>08 Ja</u>	nuary 2007.			
<i>,</i> —	This action is FINAL . 2b) This action is non-final.				
•	ice this application is in condition for allowar				
clo	sed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.		
Disposition	of Claims				
4)⊠ Cla	nim(s) <u>1-28</u> is/are pending in the application.				
•	Of the above claim(s) is/are withdraw	vn from consideration.			
5)∐ Cla	aim(s) is/are allowed.				
6)⊠ Cla	aim(s) <u>1-28</u> is/are rejected.	1			
	nim(s) is/are objected to.				
8) Cla	aim(s) are subject to restriction and/or	election requirement.			
Application	Papers				
9)[The	specification is objected to by the Examine	Г.			
10) The	e drawing(s) filed on is/are: a) acce	epted or b) objected to by the f	Examiner.		
App	olicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).		
Re	placement drawing sheet(s) including the correcti	on is required if the drawing(s) is obj	jected to. See 37 CFR 1.121(d).		
11)[The	e oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.		
Priority und	er 35 U.S.C. § 119				
	nowledgment is made of a claim for foreign all b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119(a))-(d) or (f).		
1.[Certified copies of the priority documents	s have been received.			
2.[
3.[_ ,		ed in this National Stage		
	application from the International Bureau	• • • • • • • • • • • • • • • • • • • •			
* See	the attached detailed Office action for a list	of the certified copies not receive	; a .		
Attachment(s)		П	(770 140)		
	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da			
	on Disclosure Statement(s) (PTO/SB/08)	5) Notice of Informal P			
Paper No	(s)/Mail Date	6) 🔲 Other:			

Art Unit: 2181

DETAILED ACTION

Information Disclosure Statement

1. The information disclosure statement (IDS) submitted on 10 April 2006 was considered by the examiner.

Response to Amendment

2. Objection the Abstract is withdrawn after considering amendments.

Response to Arguments

3. Applicant's arguments filed 8 January 2007 have been fully considered but they are not persuasive.

Applicant argues, "The 'resource' referenced in Zalewski refers to a resource used by an operating system instance allegedly operating in a partition, and allegedly to the migration of *operating system* resources *from one partition to another*. Zalewski however neither discloses nor suggests making <u>processor execution resources</u> that are reserved by a processor as in Applicant's claim <u>available to another processor</u>."

Examiner disagrees with Applicant's assertions that only operating system resources are shared. Examiner points to column 7, lines 53-61, which teaches that execution contexts share resources among a partition and for a partition to share

Art Unit: 2181

resources with another partition, the cited runtime migration of resources is necessary.

Thus Zalewski does not limit invention to simply sharing operating system resources and does indeed teach the sharing of execution resources.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-5, and 10-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Zalewski et al (U.S. Patent # 6,260,068 B1), herein referred to as Zalewski.

As per claim 1, Zalewski discloses a method comprising: in a processor based system (See figure 1: A processor based system is illustrated) where a plurality of processors (See figure 1: The figure shows at least 16 processors) share processor execution resources (See column 7, lines 53-55: Resources can be shared), in response to a first processor in the plurality of processors being scheduled (See column 7, lines 61-63: User-defined situations are scheduled) to enter an idle state (See column 4, lines 62-65 and column 18, lines 36-38: An idle states does exist in the system and thus the processor with the idle resources would then be considered inactive), making a processor execution resource previously reserved for the first processor available to a

Art Unit: 2181

second processor in the plurality of processors (See column 29, lines 39-44: Zalewski teaches the migration of resources which makes resources available to other processors).

As per claim 2, Zalewski discloses further comprising reserving the processor execution resource for the first processor in response to the first processor being scheduled to execute a task (See column 4, lines 62-65: System will lock up resources if needed by a processor).

As per **claim 3**, Zalewski discloses wherein each of the plurality of processors is a logical processor of the processor based system (See figure 1).

As per **claim 4**, Zalewski discloses wherein the first processor being scheduled to enter an idle state further comprises the first processor executing a processor instruction requesting the first processor to enter an idle state (See column 20, lines 7-17).

As per **claim 5**, Zalewski discloses wherein making the processor execution resource previously reserved for the first processor available to a second processor further comprises releasing the processor execution resource into a common pool of processor execution resources accessible from the second processor (See column 29, lines 39-44).

Art Unit: 2181

As per claim 10, Zalewski teaches a processor comprising:

a plurality of logical processors (See figure 1: The figure shows at least 16 processors); and an instruction set which when executed by a first logical processor (See column 31, lines 52-55), cause the first logical processor to make a processor execution resource previously reserved for the first processor available to a second processor in the plurality of processors (See column 29, lines 39-44: Zalewski teaches the migration of resources which makes resources available to other processors) in response to the first logical processor being scheduled to enter an idle state (See column 4, lines 62-65 and column 18, lines 36-38: An idle states does exist in the system and thus the processor with the idle resources would then be considered inactive).

As per **claim 11**, Zalewski discloses wherein to the first logical processor being scheduled to enter an idle state further comprises the first processor executing a processor instruction requesting the first logical processor to enter an idle state (See column 4, lines 62-65: An idle states does exist in the system).

As per **claim 12**, Zalewski discloses wherein causing the first logical processor to make the processor execution resource previously reserved for the first logical processor available to a second logical processor further comprises releasing the

Art Unit: 2181

processor execution resource into a common pool of processor execution resources accessible from the second logical processor (See column 29, lines 39-44).

As per **claim 13**, Zalewski discloses wherein the processor execution resource previously reserved for the first logical processor further comprises the processor execution resource previously statically allocated to the first logical processor; and wherein releasing the processor execution resource into a common pool of processor execution resources further comprises de-allocating the processor execution resource (See column 29, lines 39-44).

As per **claim 14**, Zalewski discloses wherein the processor execution resource previously reserved for the first logical processor further comprises the processor execution resource previously statically allocated to the first logical processor (See column 29, lines 39-44); and wherein releasing the processor execution resource into a common pool of processor execution resources further comprises the first processor unlocking the processor execution resource (See column 29, lines 39-44).

As per **claims 15-19**, Zalewski discloses the limitations of the claims for similar reasoning to above rejections of claims 10-14. The difference between these two sets of claims is claims 15-19 are directed to a system, which Zalewski discloses in column 5, lines 46-50. Claim 15 also has the added limitation of wherein the system comprises firmware (See figure 3: The hardware root is the firmware) to schedule the first logical

Art Unit: 2181

processor to enter an idle state (See column 11, lines 10-13: An idle state could be entered into the firmware); and a bus to interconnect the firmware and the processor (See figure 3: The hardware root is connected to the processor through a bus).

As per **claims 20-24**, Zalewski discloses the limitations of the claims for similar reasoning to above rejections of claims 1-5. The difference between these two sets of claims is claims 20-28 are directed to a machine accessible medium having stored thereon data which when accessed by a machine causes the machine to perform a method, which Zalewski discloses in column 31, lines 52-55.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 6-9, and 25-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zalewski et al (U.S. Patent # 6,260,068 B1), herein referred to as Zalewski.

As per **claim 6**, Zalewski teaches the method of claim 5 (See 35 USC 102(b) rejection of claim 5).

Art Unit: 2181

Zalewski dos not teach wherein the first processor being scheduled to execute a task further comprises the first processor receiving a wake up signal.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Zalewski to include a wake up signal since a wake up signal is necessary to indicate to a processor that it is no longer waiting or else the processor would permanently wait and no further processes would occur. Zalewski teaches waiting and coming out of a waiting state (See column 28, lines 44-51), but does not teach the intermediate wake up signal which would be obvious to implement.

As per claim 7, Zalewski discloses wherein the processor execution resource previously reserved for the first processor further comprises the processor execution resource previously statically allocated to the first processor (See column 29, lines 39-44: If a resource is released, it means it must have been previously owned); and wherein releasing the processor execution resource into a common pool of processor execution resources further comprises de-allocating the processor execution resource (See column 29, lines 39-44).

As per **claim 8**, Zalewski discloses wherein the processor execution resource previously reserved for the first processor further comprises the processor execution resource previously locked by the first processor (See column 29, lines 39-44); and wherein releasing the processor execution resource into a common pool of processor

Art Unit: 2181

execution resources further comprises the first processor unlocking the processor execution resource (See column 29, lines 39-44).

As per claim 9, Zalewski teaches the method of claim 6.

Zalewski does not teach a translation lookaside buffer.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Zalewski to include the common pool of processor execution resources comprises a translation lookaside buffer and the processor execution resource is a translation cache entry from the translation lookaside buffer. A translation lookaside buffer is well known and commonly used in the art. Zalewski already teaches the mapping of a database to local memory, which is similar functionality of a TLB (See figure 8). A TLB could be used in conjunction of the database and eliminate the need for the mapping of the database to memory by using a TLB.

As per claims **25-28**, Zalewski teaches the limitations for the similar reasoning as for claims 6-9.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Application/Control Number: 10/772,750 Page 10

Art Unit: 2181

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749. The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/772,750 Page 11

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Vincent Lai Examiner

Art Unit 218

vl March 11, 2007

SUPERVISORY PATENT EXAMINER